Login

 Rapid Bridge, LLC 
Part Number : DDR2
Overview :
JESD79-2B/C compliant Double Data Rate II IO with calibrated On Die termination and output impedance operating @ up to 1.066Gbps
Features : - "
- On Die Termination 50/75/150Ω (ODT)
- Off Chip Driver(OCD) Impedance Adjust
- Up to 533MHz/1.066Gbps data rate
- Independent dynamic pull up and pull down calibration
- Half and full strength driver option.
- Less than ± 3% duty cycle distortion across PVT
- "
- DDRII Logic is a 1.8V supply-referenced IO interface for digital integrated circuits. It is particularly intended to improve operation in situations where buses must be isolated from relatively large stubs, as defined by the JESD79-2 standard. Calibrated On Die Termination (ODT) eliminates external component cost and provides optimum far-end termination, improving signal integrity. Calibrated output impedance and 300/150Ω double termination are used to achieve adequate signaling for different multi-drop bus and point-to-point applications, which addresses system cost structures and required performance levels.
Categories :
Portability :
Type : Hard
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy