Part Number : tb_vit_dec7
Short Desc. : Viterbi K=7 tail-biting decoder for WiMAX
Features : - K=7 (64 states), G0=171(octal), G1=133(octal).
- Rate ½. Other rates can be supplied by external puncturing.
- Algorithm radix of 1 or 2 output bits per clock.
- Parameterizable soft input width.
- Parameterizable trace back length.
- On the fly configurable trace back length, to support low latency.
- Supports tail biting.
- Throughput > 155 Mbit/sec on FPGA (with both 1 and 2 output bits versions).
- Area/Power efficient architecture utilizing RAM for trace back storage.
- Memory type (SRAM / register file), supports Altera/Xilinx coding style for easy synthesis.
- All-synchronous design using a single clock, except for global asynchronous reset.
- Available as verilog source code or as netlist.
- Silicon proven. FPGA proven.
Categories :
Portability :
Type : Soft

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy