Chips&Media, Inc 
Part Number : Coda8550
Overview :
The Multi-Standard High-Definition Video Codec Coda8550 is a highly optimized pre-configurable core supporting both H.264, MPEG-4, H.263, (M)JPEG encoding and MPEG-2, H.264, VC-1, MPEG-4(DivX), RealVideo, AVS and (M)JPEG decoding at 30fps. Using a unique and optimal hardware architecture Coda8550 enables to meet stringent power and clock requirements at low g p q silicon cost.
Features : - Simultaneous multi-standard encoding
- Unrestricted motion vector
- H.264 Intra-prediction
- In-loop de-blocking filter for H.264 & H.263
- MPEG-4 AC/DC prediction
- H.263 Annex J,K and T(RS=0, ASO=0)
- Error resilience tools
- MPEG-4 : resync. Marker & Data-partitioning with RVLC
- H.264 : FMO & ASO
- Bit-rate control(CBR & VBR)
- Built-in pre-rotation/mirroring function to remove redundant bus-loading
- 90xn degree rotation(n=0,1,2,3)
- Vertical/horizontal mirroring
- Dynamic clock gating for power saving
- Linear & Tiled macro-block map for bus efficiency
Categories :
Portability :
Type : Soft
CST Webinar Series
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy