Login

 HDL Design House 
Short Desc. : HIP 3100
Overview :
The use of IP cores in ASIC, FGPA and system-on-chip (SoC) designs has become a critical methodology as companies struggle to address the need for rapid prototyping and production. Reusable, drop-in components with predefined functionality, IP cores speed the design cycle, increase design quality and allow a greater degree of innovation, enabling companies to reduce design costs and create market differentiation.
Features : - SPI flash memory controller with AHB slave interface
- Decodes and executes SPI flash memory instructions issued by AHB master
- Provides accurate control signals timing on SPI flash memory interface
- Allows efficient data transfers (read/write)
- between AHB master and SPI flash memories
- Set of configuration registers to control efficient data transfer between AHB master and SPI flash memories and facilitate software control of SPI controller
- Provides the information about the status and outcome of data transfer to AHB master by interrupt mechanism and status register
Categories :
Portability :
Type : Soft
CST Webinar Series
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy