Login

 Aeroflex Gaisler 
Part Number : LEON3
Overview :
The LEON3 is a 32-bit processor based on the SPARC V8 architecture with support for multiprocessing configurations. The processor is fully synthesizable and up to 16 CPU cores can be implemented in asymmetric multiprocessing (AMP) or synchronous multiprocessing (SMP) configurations.
Features : - Highly configurable
- Flexible implementation using between 1 and 16 processors.
- Sizing of both data and instruction cache between 0k and 2Mbytes across each CPU.
- IP library with plug&play functionality allowing rapid and flexibility during SoC design.
- Optional high performance IEEE-754 Floating Point Unit.
- Optional SPARC Reference Memory Management Unit.
- High performance
- SPARC V8 architecture multiprocessor-capable instruction set architecture.
- 400 MHz on a 0.13 μm process, giving up to 6400 Dhrystone MIPS of performance.
- Built-in cache snooping for data coherency.
- Energy efficient
- Power down mode:
- Individual processor shutdown providing significant energy saving on dynamic power
- consumption.
- Clock gating:
- Each processor’s clock CPU can be individually gated-off in power down mode for
- further reduction of both dynamic and static power consumption.
Categories :
Portability :
Type : Soft
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy