Login

 Snowbush IP 
Short Desc. : Integrated Solution - PCI Express to DDR Controller/SBSUBPCIE2DDR
Overview :
This Snowbush SoC level IP provides an integrated end-to-end solution between PCI Express and DDR, consisting of three components:

* PCI Express Controller - Gen1, Gen2
* DDR 2 or DDR 3 Controller
* Bridge with SoC level features to connect both controllers listed above
Features : - Supports 1st Party DMA with ability to accept DMA Memory Write/Read commands from DDR Interface.

- Supports 1st Party DMA with ability to accept DMA Memory Write/Read commands from PCIe Master

- Multiple descriptors per DMA channels

- Handles out-of-order read-completions from PCIe targets

- Configurable DDR Databus - Master and Slave configurable to either 32bit or 64bit or 128 bit depending on the DDR DIMM Width.

- User selectable 5 variable windows from DDR to PCIe address translations

- User selectable 4 variable windows from PCIe to DDR address translations

- Up to 4 Base Address Registers (BARs) available in root mode address translation

- Interrupt Generation from local CPU to external CPU

- Interrupt generation from external to internal CPU
Categories :
Portability :
Type : Soft
CST Webinar Series
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy