Login

 VeriSilicon Holdings Co., Ltd. 
Part Number : S13V33_PLL_05C
Overview :
This PLL is designed for audio clock generation. The reference clock is either 12MHz crystal or the input clock. It supports 256*fs clock output, where fs is the audio system sample rate of 32kHz/44.1kHz/48kHz. It integrates a phase frequency detector (PFD), a loop filter (LP), a voltage control oscillator (VCO), a current reference, two programmable dividers and other supportive circuits.
Features : - Process: SMIC 0.13um Logic 1P6M 1.2V/3.3V CMOS process
- Supply voltage: 3.3v +/-10%; 1.2v+/-10%
- Reference input: 12MHz crystal or external clock
- Clocks output: 12.286MHz, 11.294MHz, 8.190MHz,6.143MHz, 5.647MHz, 4.095MHz, 3.071MHz, 2.823MHz, 2.048MHz
- Output duty cycle: 49~51%
- Current: less than 1.5mA
- Operating temperature: 0~85°C
Categories :
Portability :
Type : Hard
CST Webinar Series
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy