VeriSilicon Holdings Co., Ltd. 
Short Desc. : G13LPDG_PRG_01---GSMC 0.13μm 5v-3.3v&1.5v Power Regulator
Overview :
This IP is a Low-Dropout (LDO) 5V to 3.3V&1.5V power regulator in GSMC 0.13μm low power 4P5M e-flash dual gate process. The max output currents are 60mA (for 3.3V output) and 40mA (for 1.5V output), the latter of which does not need the external cap. It also provides additional ports for 1.0V reference voltage and various bias current outputs.
Features : - Process: GSMC 0.13um Low Power 4P5M e-flash dual gate process
- Input voltage: 2.5~5.8V
- Regulated output voltage: 3.3V±10%(when VIN>3.5V); 1.5V±5%(when VIN>2.6V)
- Dropout voltage: max 200mV
- VD15 does not need any output decouple capacitor
- Perfect transient load ability
- Built-in bandgap output reference voltage and bias current for other module: 1.0V and 500nA
- Output current : 0~60mA(for 3.3V output) ; 0~40mA(for 1.5V output)
- Standby current: typ 70μA; max 90μA
- Operating junction temperature: -40°C≤TJ≤+125°C
- More details, please go to below website to contact VeriSilicon location sales : http://www.verisilicon.com/en/contactus.asp
Categories :
Portability :
Type : Hard
CST Webinar Series
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy