Esencia Technologies 
Short Desc. : ESD1024c – Configurable 1024/512 point FFT
Overview :
This core implements 1024 or 512 point FFT in hardware. It can be dynamically configured to process one 1024 or two simultaneous 512 point FFT/IFFT operation.
Features : - Supports 512 and 1024-point FFT and IFFT and can switch dynamically
- Can process up-to two 512 FFT simultaneously (well suited for MIMO application)
- Built-in bit reversal. Outputs in Natural order
- Supports reading output data in any order (read address)
- Low Latency. Can be customized to improve latency vs. gate count
- Throughput of 1 sample per clock
- Parameterized bit widths and fixed-point option.
- Test bench with fixed-point Matlab model
- Available in ASIC and FPGA technologies
- Minimal gate count implementation
- Supports flushing and re-starting the FFT instantly.
- Configurable bit width based on SQNR requirement for random inputs or for a specific stimuli pattern.
- Customization for OFDM applications
Categories :
Portability :
Type : Soft
Deliverables : - Verilog source code, Simulation scripts, synthesis scripts, self-checking test environment
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy