Login

 HDL Design House 
Short Desc. : HIP 2900 BCH CODEC IP CORE
Overview :
The use of IP cores in ASIC, FGPA and system-on-chip
(SoC) design has become a methodology as companies
struggle to address the need for rapid prototyping and
production. Reusable, drop-in components with predefined
functionality, IP cores speed the design cycle,
improve design quality, and allow a greater degree of
innovation, enabling companies to reduce design costs
and create market differentiation.
Features : - 1 bit error correction and 2 bits error detection
- Low latency. It is 70 clock cycles for encoder and 100 clock cycles for decoder
- Single clock synchronous design
- Technology independent HDL code
- SoC integration support
Categories :
Portability :
Type : Soft
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy