Login

 Think Silicon Ltd 
Short Desc. : Asynchronous FIFO generator
Overview :
The Think-Silicon Async FIFO is a synthesizable Twin Port Memory based FIFO generator. Read and Write
ports use a different clock, thus the FIFO can be used in clock domain matching applications. Use of Gray
binary encoding ensures there are no transitional problems.
Features : - Easy to use Graphical Web User Interface
- Separate Read and Wrire port interfaces
- Configurable memory size
- Clock synchronization
- Gray encoding
Categories :
Portability :
Type : Soft
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy