VeriSilicon Holdings Co., Ltd. 
Short Desc. : UMC18_PLL_02---UMC 0.18um 3.3v APLL
Overview :
This IP is a programmable Analog PLL suitable for high speed clock generation. The high speed VCO can run at about 100MHz. By setting different values of DM(4:0) and DN(5:0) according to different REFin frequency, BAKo will be locked at the rising edge of REFin and the output frequency (Cko) will be locked at the multiples of the input frequency.
Features : - Process: UMC 0.18um 1P4M/5M/6M CMOS process
- Supply voltage: 1.8v±10%
- Current: less than 3mA@1.8v
- Operating temperature: - 40c ~ +25c ~ +125c
Categories :
Portability :
Type : Hard
CST: Webinars Begin on February 9

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy