Login

 Arasan Chip Systems, Inc. 
Short Desc. : MIPI D-PHY IP Core
Overview :
To address the explosive growth in the mobile industry, the Mobile Industry Processor Interface (MIPI®) Alliance was created to define and promote open standards for interfaces to mobile application processors. D-PHY is the physical layer specified for several of the key protocols within the MIPI® family of specifications.

The Arasan D-PHY IP core is fully compliant to the D-PHY specification version 1.1. It supports the MIPI® Camera Serial Interface (CSI-2) and Display Serial Interface (DSI) protocols. It is a universal PHY that can be configured as a transmitter, receiver or transceiver. The D-PHY consists of an analog front end to generate and receive the electrical level signals, and a digital back end to control the I/O functions.

The Arasan D-PHY provides a point to point connection between master and slave or host and device that comply with a relevant MIPI® standard. A typical configuration consists of a clock lane and 1-4 data lanes. The master/host is primarily the source of data and the slave/device is usually the sink of data. The D-PHY lanes can be configured for unidirectional or bidirectional lane operation, originating at the master and terminating at the slave. It can be configured to operate as a master or as a slave. The D-PHY link supports a high speed (HS) mode for fast data traffic and a low power (LP) mode for control transactions. In HS mode, the low swing differential signal is able to support data transfers from 80 Mbps to 1.5 Gbps. In LP mode all wires operate as a single ended line capable of supporting 10 Mbps asynchronous data communications.

The Arasan D-PHY IP core implements the PPI interface recommended by the MIPI® working groups to easily interface to the required protocols.
Features : - Compliant to MIPI Alliance Standard for D-PHY specification Version 1.1
- Supports standard PHY transceiver compliant to MIPI Specification
- Supports standard PPI interface compliant to MIPI Specification

- Supports synchronous transfer at high speed mode with a bit rate of 80-1500 Mb/s
- Supports asynchronous transfer at low power mode with a bit rate of 10 Mb/s
- Spaced one hot encoding for Low power [LP] data

- Supports ultra low power mode, high speed mode and escape mode
- Supports one clock lane and up to four data lanes
- Data lanes support transfer of data in high speed mode
- Clock lane supports unidirectional communication
- Supports High speed mode in Forward communication
- PHY can be configured as a master or slave
- One byte buffer is housed inside the core for both data-out and data-in paths

- Activates and disconnects high speed terminators for reception and transmission
- Supports error detection mechanism for sequence errors and contentions
- Supports contention detection and turn-arounds
- Testability for Tx, Rx and PLL

- Has clock divider unit to generate clock for parallel data reception and transmission from/to the PPI unit
- On-chip clock generation configurable for either transmitter or a receiver

- Process & Foundry

- Available in various foundry processes
- No external (off-chip) components required
- Can be ported to other processes
Categories :
Portability :
Type : Soft
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy