Short Desc. : FIR Compiler
Overview :
The Finite Impulse Response (FIR) Filter is the one of the most ubiquitous and fundamental building blocks in DSP systems. Although its algorithm is extremely simple, the variants on the implementation specifics can be immense and a large time sink for hardware engineers today, especially in filter dominated systems like Digital Radios.
Features : - 450 MHz maximum performance solutions for Virtex-5 devices (-1speed grades)
- 250 MHz maximum performance solutions for Spartan-3A DSPdevices (-4 speed grade)
- Support for typical algorithmic requirements: single-rate, fractional rate, multi-rate, Hilbert, and zero-packed interpolated
- Multiple implementation architectures: DAFIR, Adder Tree based MACFIR (suitable for Spartan devices) and Adder Chain based MACFIR (suitable for DSP48 enabled devices)
- Supports 2-1024 taps
- Automatic control of hardware folding for the most compact implementation
- Supports up to 32 channels and 32 interpolation and decimation factor
- Support for Reloadable Coefficients and up to 16 coefficient sets
- Floating Point Coefficient entry support and quantization diagnoses
- Automatic Coefficent structure optimizations to reduce area consumed: Symmetry and Halfband
- Support for Multiple DSP48 Column Filter implementations
- Automatic selection of Block vs Distributed Memory for Data and Coefficient storage
- Instantaneous Resource Estimation of DSP48/MULT18x18 and BRAM
Categories :
Portability :
Type : Soft
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy