Short Desc. : Interleaver / De-interleaver
Overview :
The Interleaver/De-interleaver LogiCORE module is a high speed, compact design that is fully synchronous, using a single clock. It's parameterizable features support both the Forney Convolutional architecture and the Rectangular Block architecture. The number of branches and branch lengths are parameterizable. The core supports a symbol size from 1 to 256 bits.
Features : - High-speed compact symbol interleaver/deinterleaver
- Supports many popular standards, such as DVB and CDMA2000
- Available for Virtex™-II, Virtex-II Pro, Virtex-4, Virtex-5, Spartan™-3, and Spartan-3E FPGA families
- Forney Convolutional and Rectangular Block type architectures available
- Easy-to-use interface signals
- Fully synchronous design using a single clock
- Symbol size from 1 to 256 bits
- Internal or external symbol RAM
- Incorporates Xilinx Smart-IP technology for maximum performance
- Available with the Xilinx® CORE Generator™ version 10.1i and higher
- Available under terms of the SignOnce IP Site License
Categories :
Portability :
Type : Soft
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy