Login

 Xilinx 
Short Desc. : OPB SPI
Overview :
The Xilinx OPB Serial Peripheral Interface (SPI) connects to the OPB and provides the controller interface to any SPI device such as SPI EEPROMs. It is assumed that the reader is familiar with the SPI EEPROMs and its operation. The OPB SPI is based on the Motorola M68HC11 device. However, there are differences in Xilinx OPB SPI implementation and the M68HC11 specification that should be reviewed, see the Specification Exceptions section.
Features : - Supports four signal interface (MOSI, MISO, SCK and SS)
- Supports slave select (SS) bit for each slave on the SPI bus
- Supports full-duplex operation
- Supports master and slave SPI modes
- Supports programable clock phase and polarity
- Optional transmit and receive FIFOs
- Supports continuous transfer mode for automatic scanning of a peripheral
- Supports back-to-back transactions
- Supports automatic or manual slave select modes
- Supports local loopback capability for testing
Categories :
Portability :
Type : Soft
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy