Login

 Xilinx 
Short Desc. : OPB BRAM Interface Controller
Overview :
The OPB BRAM Interface Controller is a module that attaches to the OPB (On-chip Peripheral Bus). It also serves as the interface between between the OPB and the bram_block peripheral. A BRAM memory subsystem consists of the controller along with the actual BRAM components that are included in the bram_block peripheral. The core is parameterizable and can be customized for a specific embedded application in Xilinx FPGAs. This IP core is one of more than 20 IP cores that are part of the Embedded Development Kit.
Features : - Supports a wide range of memory sizes
- Supports OPB v2.0 byte-enable architecture
- Interface between OPB and bram_block
Categories :
Portability :
Type : Soft
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy