Login

 Xilinx 
Short Desc. : OPB to PLB Bridge
Overview :
The On-chip Peripheral Bus (OPB) to Processor Local Bus (PLB) Bridge module translates OPB transactions into PLB transactions. It functions as a slave on the OPB side and a master on the PLB side. Access to the control register and bus error status registers is user selectable from either the OPB or an optional DCR interface. The OPB to PLB Bridge is necessary in systems where an OPB master device (such as a DMA engine or an OPB based co-processor) requires access to PLB devices (i.e., high-speed memory devices, etc.). The OPB to PLB Bridge design allows the customer to tailor the bridge to suit their application by setting certain parameters to enable/disable features. This IP core is one of more than 20 IP cores that are part of the Embedded Development Kit.
Features : - One of the infrastructure cores available in the Embedded Development Kit (EDK)
Categories :
Portability :
Type : Soft
CST Webinar Series
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy