Login

 Comtech AHA Corp. 
Part Number : AHA3410C
Overview :
The high speed compression coprocessor is a single-chip CMOS VLSI device that implements a lossless compression and decompression algorithm.The algorithm exhibits an average compression ratio over 13 to 1 for bitmap image data. The device supports simultaneous compression and decompression\operations at 25 MBytes/sec each.
Features : - PERFORMANCE:
- 25 MBytes/sec compression/decompression rates
- 100 MBytes/sec burst data rate over a 32-bit data bus
- 25 MBytes/sec synchronous 8-bit video in and video out ports
- Simultaneous compression/decompression operation at full bandwidth
- Average 13 to 1 compression ratio for bitmap image data
- FLEXIBILITY:
- Configurable I/O interface for DMA mode, Big Endian or Little Endian, and 32-bit or 16-bit bus widths
- Interfaces directly with various i960 or Motorola 68xxx family of processors
- Optional 8-bit video input and output ports
- Pass-through mode passes raw data through compression and decompression engines
- Programmable scan line length up to 2K bytes
- SYSTEM INTERFACE:
- Single chip compression/decompression solution
- No external SRAM required
- Four 16 x 32-bit FIFOs
- Programmable interrupts
- Output signals may be tristated to facilitate board level testing
- OTHERS:
- Low power modes
- Optional counter checks errors in decompression
- Ambient temperature spec is 70°C, still air
- Software emulation program available
- 120 pin quad flat package
Categories :
Portability :
Type : Soft
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy