Login

 Faraday Technology Corp. 
Part Number : FS90A_C_SY
Overview :
The FS90A_C_SY is a synchronous, single port register file. It is implemented
according to UMC’s 0.25μm logic process technology. Different combinations of
words, bits, and aspect ratios can be used to generate the most desirable configurations.
By requesting the desired size and timing constraints, the FS90A_C_SY compiler is
capable of providing suitable synchronous RAM layout instances in minutes. It also
automatically generates data sheets, Verilog / VHDL behavioral simulation models,
SCS or Viewlogic symbols, place & route models, and test patterns for use in ASIC
designs. The duty cycle length can be neglected as long as the setup / hold time and
minimum high / low pulse widths are satisfied. This allows the flexibility of a clock
falling edge during each operation. Both word write and byte write operations are
supported.
Features : - Operating voltage range: 2.25V ~ 2.75V
- Operating junction temp. range: -40°C ~ 125°C
- Recommended operating ambient temp. range: 0°C ~ 85°C
- Minimum metal requirement: 5 metal layers
- Synchronous read and write operations
- Fully customized layout density
- Automatic power down to eliminate DC current
- Clocked address inputs and CSB to RAM at CK rising edge
- Clocked WEB input pin to RAM at CK rising edge
- Clocked DI input pins to RAM at CK rising edge
- Byte write or word write operations available
- Memory compiler preview UI (Memaker)
- BIST code supported
- Column mux options for the best aspect ratio
Categories :
Portability :
Type : Hard
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy