Aurora VLSI Inc 
Short Desc. : AU-MB2000: SDRAM Controller AMBA Subsystem Core
Overview :
The AU-MB2000 SDRAM Controller AMBA Subsystem provides an SDRAM Controller
peripheral subsystem for AMBA based SOCs. It contains an SDRAM Controller that connects seamlessly to the AMBA AHB Bus as an AMBA Bus slave. The SDRAM Controller AMBA Subsystem Core is available as a synthesizable Verilog model from Aurora VLSI, Inc.
Features : - SDRAM Controller
- 32 bit or 64 bit SDRAM data bus
- 4 Mbyte to 4 Gbyte SDRAM memory system
- Pipelined accesses to active rows for highest performance
- 2 or 3 cycle CAS latency
- 1, 2, or 4 banks of SDRAM
- 2 or 4 SDRAM internal banks
- 8, 9, 10, 11, or 12 column address bits
- 11, 12, or 13 row address bits
- SDRAM powerdown supported
- Fully programmable SDRAM timing parameters
- Auto-refresh with programmable SDRAM refresh interval
- AMBA Slave Interface
- AMBA AHB Bus slave
- 32 bit or 64 bit AMBA AHB Bus- user configurable
- Supports all required AMBA AHB Bus features
- Implements AMBA Bus timeout and RETRY response
- Read data prefetching
- Write data packing
- Same cycle device request/response is supported for highest throughput
- Handles all data packing/unpacking and data alignment for data transfer sizes that do not match the AMBA Bus width and/or SDRAM data bus width
- User configurable for big or little endian AMBA Bus and memory
- AMBA Bus and SDRAM interface can be asynchronous to each other
Categories :
Portability :
Type : Soft
CST: Webinars Begin on February 9
TrueCircuits: IoTPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy