Login

 Faraday Technology Corp. 
Part Number : FSC0H_L_SZ
Overview :
FSC0H_L_SZ is a synchronous two-port register file complier. It is implemented with UMC’s 0.13 μm 1P8M 1.2 V HS/FSG logic process design rules and can be incorporated with Faraday’s 0.13 μm standard cells. Different combinations of words, bits, and aspect ratios can be used to generate the most desirable configurations.
Features : - Operating voltage range: 0.9 ~ 1.32 V
- Operating junction temp. range: -40 ~ 125 °C
- Recommended operating ambient temp. range: 0 ~ 85 °C
- Minimum metal requirement: 5 metal layers
- Synchronous read and write operations
- Fully customized layout density
- Automatic power down to eliminate DC current
- Clocked address inputs and CSA(B)N to RAM with CKA(B) rising edge
- Clocked WEB input pins to RAM with CKB rising edge
- Clocked DI input pins to RAM with CKB rising edge
- Byte write and word write operations
- Memory compiler preview UI (Memaker)
- Column mux options for best aspect ratio
Categories :
Portability :
Type : Hard
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy