Aurora VLSI Inc 
Short Desc. : AU-B0001: AMBA AHB/APB Bus Bridge Core
Overview :
The AMBA AHB/APB Bus Bridge is a bridge between an AMBA AHB Bus and an AMBA APB
Bus. It includes the slave select line decoder for the AMBA APB Bus. Sixteen AMBA APB Bus slaves are supported. The AMBA AHB/APB Bus Bridge is available as a synthesizable Verilog model from Aurora VLSI, Inc.
Features : - AMBA AHB Bus to APB Bus bridge function
- AMBA APB Bus decoder function
- 16 AMBA APB Bus slaves
- Supports all AMBA AHB Bus transaction types
- Supports all AMBA AHB Bus burst types
- Supports AMBA AHB data sizes of 1, 2, and 4 bytes
- 16 slave address registers- one register per slave
- base address of the slave’s address space
- size of the slave’s address space
- Synchronous or asynchronous AMBA AHB bus clock and AMBA APB bus clock
Categories :
Portability :
Type : Soft
Deliverables : - RTL Verilog source code model of the core, Verilog testbench and test cases, Synthesis scripts examples, Complete detailed documentation and training class notes
CST: Webinars Begin on February 9

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy