Login

 Aurora VLSI Inc 
Short Desc. : AU-SS3000: SDRAM/SRAM/Flash Controller AMBA Subsystem Core
Overview :
The AU-SS3000 SDRAM/SRAM/Flash Controller AMBA Subsystem provides an SDRAM,
SRAM, flash controller subsystem for AMBA based SOCs. It contains an SDRAM controller, SRAM controller, and NAND/NOR flash controller that connect seamlessly to the AMBA AHB Bus as an AMBA Bus slave. The SDRAM/SRAM/Flash Controller AMBA Subsystem Core is available as a synthesizable Verilog model from Aurora VLSI, Inc.
Features : - SDRAM controller and interface
- SRAM controller and interface
- NAND flash controller and interface
- NOR flash controller and interface
- All interfaces share chip pins for reduced pin count
- 32 or 64 bit AMBA AHB Bus interface- user configurable
- AMBA Bus slave
Categories :
Portability :
Type : Soft
Deliverables : - RTL Verilog source code model of the core, Verilog testbench and test cases, Synthesis scripts examples, Complete detailed documentation and training class notes
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy