austriamicrosystems AG 
Part Number : CDAC10.C35
Overview :
The Macro Cell CDAC10.C35 is a 10-bit digital to analog converter based on a current steering architecture. The cell features a 6+4 bit segmented architecture, where the most significant bits are implemented with 64 unity decoded cells, and the 4 least significant bits are implemented with 4 binary weighted cells.
Features : - Resolution 10 Bit
- Maximum Sampling Rate 200MSample/sec
- Supply Range between 3.0 V and 3.6 V
- Wide Junction Temperature Range from -40 °C to +125 °C
- Full Scale Output Current Range (IFS) from 10mA to 25mA
- Reference Bias Current must be set to -IFS/16
- Glitch Area is Typical 10pVs at 3.3V Supply
- Settling Time to 0.5LSB is Typical 70ns at 3.3V Supply
- Output Propagation Delay is Typical 2.5ns at 3.3V Supply
- Total Power Consumption typical 153mW at 3.3V Supply
Categories :
Portability :
Type : Soft
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy