The DFPADD uses the pipelined mathematics algorithm to compute sum of two arguments. The input numbers format is accord-ing to IEEE-754 standard. DFPADD supports single precision real number. Add operation was pipelined up to 5 levels. Input data are fed every clock cycle. The first result appears after 5 clock periods latency and next results are available each clock cycle.