Login

 Faraday Technology Corp. 
Part Number : PLL8019
Overview :
The PLL8019 is a phase-locked loop with an operating range of 20MHz ~ 200MHz. This cell can be used in designs that are using UMC 0.35μm 3.3V digital CMOS process. This cell integrates a voltage-controlled oscillator (VCO), a phase-frequency detector, a low pass filter, two 7-bit programmable dividers and all other associated support circuitries. This cell facilitates clock multiplications from a stable crystal oscillator source. It also facilitates clock de-skews for another clock. This PLL works at an operating voltage in the range of 3.0V ~ 3.6V, and an operating junction temperature in the range of 0℃ ~ 125℃.
Features : - UMC 0.35μm 3.3V logic process
- Operating voltage range: 3.0V ~ 3.6V
- Recommended operating ambient temp. range: 0℃ ~ 85℃
- 20 to 200 MHz output frequency range
- Low jitter clock output
- IP's minimum metal requirement: 3 metal layers
- Single 3.3V power source
- 7-bit programmable pre-divider
- 7-bit programmable loop-divider
- Built-in isolated PLL testing circuit
- Power-down mode
- Bypass mode
- Built-in loop filter
Categories :
Portability :
Type : Hard
CST Webinar Series
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy