Login

 Evatronix SA 
Short Desc. : I2C-APB Bus Controller
Overview :
I2C_APB Bus Controller logic provides a serial interface that meets the Philips I2C bus specification and supports all transfer modes from and to the I2C_APB bus. The I2C_APB logic handles bytes transfer autonomously. It also keeps track of serial transfers and a status register (i2csta) reflects the status of I2C_APB Bus Controller.
Features : - The I2C bus uses two wires to transfer information between devices connected to the bus: SCL (serial clock line) and SDA (serial data line).
- The I2C_APB Bus Controller performs serial transmission up to 100kHz and may operate in the following four modes:
- Master Transmitter Mode - Serial data output through SDA while SCL outputs the serial clock.
- Master Receiver Mode - Serial data is received via SDA while SCL outputs the serial clock.
- Slave Receiver Mode - Serial data and the serial clock are received through SDA and SCL.
- Slave Transmitter Mode - Serial data is transmitted via SDA while the serial clock is input through SCL.
- microprocessor interface compatible with AMBA APB interface.
Categories :
Portability :
Type : Soft
CST Webinar Series
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy