Login

 Jennic Ltd 
Short Desc. : Serial RapidIO to AHB Interface IP Cores
Overview :
Jennic's RapidIO system-level IP product line provides a complete range of fully integrated RapidIO interface solutions,
intended for integration into SoC semiconductor devices. The RapidIO interface standard has been developed primarily
for use in providing the interconnect between embedded processing units such as processors, DSPs etc as used in
networking applications such as wireless infrastructure and Storage Area Networks.
Features : - Conforms to the RapidIO Interconnect Specification – Rev.1.3.
- Serial RapidIO interface capable of supporting full duplex data rates up to 10Gbps in each direction
- Serial RapidIO Interface
- * Utilises ASIC vendors PHY technology
- * Operates at 1.25, 2.5 or 3.125Gbaud per lane
- * Supports 4x and 1x operation
- Two Cores Available
- * Serial RapidIO to AHB Interface (Transparent)
- * Serial RapidIO to AHB Interface (Queue)
- Serial RapidIO to AHB Interface (Transparent)
- * Provides an efficient RapidIO interface for low bandwidth/control type applications
- * Uses host bus snooping to provide a transparent interface suitable for use in bridging applications
- * Support Input/Output NREAD, NWRITE, NWRITE_R, SWRITE and Maintenance transactions
Categories :
Portability :
Type : Soft
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy