Part Number : CPRI
Overview :
The Lattice Common Public Radio Interface (CPRI) IP core together with SERDES and Physical Coding Sublayer (PCS) functionality integrated in the LatticeSC™ and LatticeECP2M™ FPGAs implements the physical layer of the CPRI specification and interleaves IQ data with synchronization, control and management information. It can be used to connect Radio Equipment Control (REC) and Radio Equipment (RE) modules.
Features : - Supports the physical link layer of the OBSAI RP3 specification
- Supports the physical link layer (Layer 1) of the CPRI specification
- Supports the three standard bit rates of the CPRI specification
- 614.4 Mbps
- 1228.8 Mbps
- 2457.6 Mbps
- Supports 8b/10b encoding/decoding performed in the PCS/SERDES
- Supports code-violation dectection performed in the PCS/SERDES
- Performs CPRI Hyperframe Framing
- Performs interleaving of IQ data, sync, C&M data, and vendor specific information
- Provides an 8-, 16-, or 32-bit parallel interface for IQ data
Categories :
Portability :
Type : Soft
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy