Short Desc. : Correlator IP Core
Overview :
The function of this core is to correlate an incoming data stream to a stored binary pattern called a code sequence or coefficient sequence. The data stream may be binary or multi-valued, either signed or unsigned, and is provided to the core one sample at a time. The core can be configured to perform either a real correlation with a single data input stream and a single coefficient sequence, or a complex correlation with two input data streams representing the real and imaginary input terms, and two coefficient sequences representing the real and imaginary coefficients.
Features : - Supports 1 to 8 bit input data width
- Supports 1 to 256 channels
- Supports a correlation window from 8 to 2048 taps
- Supports oversampled input data from 2x to 8x
- Supports real correlations for either signed or unsigned data
- Supports complex correlations for signed data
- Allows the user to tune the performance of the design by specifying the values of several parameters
- Provides a selectable input FIFO for maximum data throughput
- Allows the user to specify the number of coefficient sequences desired, from 1 to 256
Categories :
Portability :
Type : Soft
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy