Short Desc. : 8b/10b Encoder/Decoder
Overview :
Many serial data transmission standards utilize 8b/10b encoding to ensure sufficient data transitions for clock recovery. This reference design describes an encoder/decoder suitable for performing 8b/10b encoding/decoding
within Lattice programmable logic devices (PLDs). This encoding/decoding logic can be combined with the highspeed serial interface blocks (sysHSI™ blocks) contained in the ispXPGA™ and ispGDX2™ devices to support high speed interfaces that utilize this encoding scheme.
Features : - 8b to 10b encoder and 10b to 8b decoder
- Previous octet disparity input and current disparity output
- Output to indicate when invalid control character is requested to be encoded
- Output to indicate when invalid data/control character is received
- Running disparity checking
- Conform to 8b/10b specified in IEEE 802.3z and ANSI X3.230-1994
- Optimized for ispXPGA and Lattice CPLDs to work with sysHSI in ispXPGA and ispGDX2
Categories :
Portability :
Type : Soft
CST: Webinars Begin on February 9

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy