Login

 Macrocad Development, Inc. 
Short Desc. : VCM 8251
Overview :
The VCM 8251 model from Macrocad is a synthesizable behavior HDL for
implementing an 82510 compatible UART function. Implementation is made easy for
both FPGAs and ASICs. Synchronous design and small module size assures
worry free synthesis. Well commented code provides insight into operations.
Features : - Synthesizable RTL HDL code
- Modular design provides flexibility
- Synchronous design
- Test bench is included
- Buffers are expandable
- Compatible with 82510 UART
- Majority voting – noise immunity
- Optional resync on incoming serial edge
- Character or address recognition
- 9 bit and parity options
- 2 programmable timers / baud rate generators
- Automatic modem handshake option
- Dual port SRAM, or edge triggered register array used for FIFO function
- Available in Verilog and VHDL versions
- Less than 10k gates (asic gates)
Categories :
Portability :
Type : Soft
CST Webinar Series
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy