Macrocad Development, Inc. 
Short Desc. : VCM 1016
Overview :
The VCM 1016 model from Macrocad is a synthesizable behavior HDL for creating a
16550 compatible UART function. Implementation is made easy for both FPGAs and ASICs. Synchronous design and small module size assures worry free synthesis. Well commented code provides insight into operations.
Features : - Synthesizable RTL HDL code
- Modular design provides flexibility
- Synchronous design
- Well commented code for clarity
- Test Bench is included
- Receive and transmit buffers are expandable
- Compatible with 16550 UART
- Dual port SRAM, or edge triggered register array used for buffer functions
- Available in Verilog and VHDL versions
- Approximately 6k gates (asic gates)
- Designed by hardware engineers for hardware engineers
Categories :
Portability :
Type : Soft
DownStream: Solutions for Post Processing PCB Designs
Verific: SystemVerilog & VHDL Parsers
TrueCircuits: UltraPLL

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy