Part Number : CI12323cn
Overview :
USB2.0 On-The-Go PHY is a complete transceiver macro-cell that implements the USB2.0 physical layer for On-The-Go applications. It includes the following blocks:
Analog driver and receivers
PLL to generate the 480MHz clock
Bias current generator and voltage bandgap
Clock and Data recovery
Sync detector
NRZI encoder/decoder
Serialize/ De-serialize
Control state machine
VBUS pulsing and discharge SRP circuit
VBUS threshold comparators
Integrates pull up/pull down and self-calibrated
termination resistors and switches
Features : - Complete PHY for USB2.0 On-The-Go
- UTMI+ Level 3 specification compliant
- Supports 480Mbps “High Speed” (HS), 12Mbps “Full Speed” (FS) and 1.5Mbps “Low Speed” (LS)serial data transmission
- USB2.0 Integration in HOST, DEVICE and Dual Role Device applications
- Supports OTG supplement features: VBUS state detecting and SRP request by “data-line pulsing” and “VBUS pulsing” methods
- 8-bit and 16-bit parallel interface
- Built In Self Test (BIST)
- Integrated Self-calibrated termination resistors
- Core Area: 0.9 mm2
- Consumption in HS TX Mode: 45mA
Categories :
Portability :
Type : Soft
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy