Part Number : dwc_mipi_mphy_type1_22_tsmc_16ffc
Short Desc. : MIPI M-PHY Type 1 - TSMC16FFC, North/South Poly Orientation
Overview :

Synopsys' DesignWare MIPI M-PHY IP is compliant to the MIPI Alliance M-PHY specification and supports a wide range of advanced CMOS digital logic processes. The fully integrated hard macro M-PHY is a high-speed serial interface to the DigRF v4 and UniPro interconnect standards of the MIPI alliance. The high-quality DesignWare MIPI M-PHY IP is designed to provide mobile devices targeting 4G speeds with high data rates, low power consumption, effective power management schemes, robustness against RF interferences and low RF emission.   Synopsys' DesignWare MIPI M-PHY IP supports the MIPI DigRF v4 standard through the use of Type-II M-PORTs, allowing for SYS-BURST LS modes together with High-Speed Gear 1 A and B modes at 1248 Gbps and 1456/1459.2 Gbps per lane respectively. In addition to the BURST-mode operation, the DesignWare MIPI M-PHY IP incorporates several power-saving states to considerably increase the power efficiency. The DesignWare MIPI M-PHY IP implementing single Tx and dual Rx lanes is a fully modular architecture for use with all modes outlined in the DigRF v4 specification, including LTE 20 MHz. The single Tx and dual Rx lane configuration accommodates the DigRF v4 interface bandwidth requirements for Master baseband IC (BBIC) applications. 

Features : - 1.1V + 10% digital supply operation
- 2.5V + 10% analog supply operation
- Includes PLL clock multiplication unit for high-speed clock generation
- Optimized EMI performance through the use of slew-rate control and dithering
- Supports 1 lane in M-TX and 2 lanes in M-RX sublinks
- Support for high-speed G1 A/B modes
- Available in a wide range of advanced process technologies
- Supports all modes of the MIPI DigRF v4 specification
- Optimized power consumption
- Small area
Categories :
Maturity : Available on Request
Portability :
Type :
 Hard IP 
Foundry :
Nodes :
Process :

Deliverables : - Databook
- Application notes
- Assembly guidelines
- Design files kit: Behavioral model; .LEF file; .LIB file; GDSII layout database
CST: Webinars Begin on February 9

Internet Business Systems © 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy