Embedded, IP & SoC News
Submit New Event
What Would Joe Do?
Submit New Tutorial
Submit New Video
Submit New YouTube Video
Submit New Download
EDA Media Kit
Banner Ad Specifications
eMail Blast Specifications
Part Number :
Short Desc. :
Optimized for efficient hardware implementation, the DesignWare ® Foundation Cores include a library of mathematical and floating point (FP) components that allow designers to make tradeoffs in power, performance and area to control design precision and meet design requirements. The new flexible floating point (FFP) format enables designers to make tradeoffs in accuracy and share common operations. The components library includes a robust set of atomic operators, compound operations and components that can share stages of the FP operators based on a FFP format. Using the FFP format, designers can implement their own specialized FP components. In particular, the FFP format enables trading off accuracy for better QoR for designs that combine multiple FP operations. This allows designers to explore the area and accuracy of the components to meet their design-specific requirements.
- Pre-verified Verilog source code of floating point components
- Verified C++ models with Synopsys Hector
- Improved architecture for high-performance operations
- Includes new compound operators for enhanced power, performance and area
- Eliminates the need for separate simulation models
Available on request
© 2017 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 —
, or visit our other sites: