Login

 ADICSYS 
Short Desc. : eFPGA IP core
Overview :

ADICSYS eFPGA (embedded FPGA) is a soft IP core, fully integrated into standard design flows, that allows the seamless use of programmable logic in ASICs and SOCs to add programmability and flexibility

In today’s complex systems, customizable logic can reveal itself as a key element for end user applications: pin swapping, prototype and test chip, different configuration of co-processing, post silicon debug …


Features : - fully integrated into user's RTL SOC design flow
- technology independant
- highly scalable and customizable
Categories :
Portability :
Type : Soft
Deliverables : - Synthesizable RTL including Bitstream loader and BIST module
- Synthesis, simulation and STA scripts
- ADICSYS compilation software
- Test patterns
-  Constraint files
-  Documentation and Examples
-  Possibility to deliver a hard block (GDSII).
CST Webinar Series
S2C: FPGA Base prototyping- Download white paper



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy