Login

 Synopsys 
Part Number : dwc_usb2_phy-tsmc_90g_2-port
Short Desc. : USB 2.0, PHY, TSMC 90G, 2-Port
Overview :
Synopsys' DesignWare USB 2.0 PHY IP provides designers with the industry's best combination of low area and low power with support for leading process technologies from 65-nm to 14/16-nm FinFET. The DesignWare USB 2.0 PHY IP products include the USB 2.0 femtoPHY, USB 2.0 picoPHY, USB 2.0 nanoPHY, and USB 2.0 HSIC-LPM PHY. The DesignWare USB IP is the most certified USB IP solution in the industry. With over 3,000 design wins and over one billion silicon-proven units shipped, Synopsys' complete USB IP solution, consisting of digital controllers, PHY and Verification IP, enables designers to lower integration risk and speed time-to-market.
Features : - Ported to over 50 different processes and configurations ranging from 65-nm to 14/16-nm FinFET
- Supports the USB 2.0 protocol and data rate (480 Mbps)
- USB femtoPHY, USB nanoPHY and USB picoPHY offer a tunability feature that allows quick, post-silicon adjustments that occur due to process variations, or unexpected chip and board parasitic, without modifying the existing design
- USB 2.0 PHYs support Device, Host and OTG configurations
Categories :
Maturity : Available on request
Portability :
Type :
 Hard IP 
Foundry :
TSMC
Nodes :
90nm
Process :
G

Deliverables : - Simulation model for digital circuits
- Behavioral models for analog circuits
- Synopsys' PrimeTime ® Static Timing Analysis results
- Design Rule Check (DRC) report
- Comprehensive databook
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy