Login

 Altera 
Short Desc. : Cyclone V Hard IP for PCI Express
Overview :
View Literature
Download Free Evaluation



OpenCore Plus Support
I-Test
Qsys Compliant



General Description

Figure 1 shows a high-level block diagram of the Cyclone® V Hard IP for PCI Express block.

Figure 1 Cyclone V Hard IP for PCI Express Block Diagram

Cyclone V Hard IP for PCI Express: Cyclone V devices feature up to two implementations of hard PCIe circuitry. The hard IP can be configured as Gen1 x1 or x4 and Gen2 x1. The hard IP has an optimized application interface to help you achieve maximum effective throughput. You can parameterize the PCIe interface for various customizations to meet your specific needs. For example, there is support for a configurable payload and a configurable retry buffer, and optional support for high-reliability features, such as ECRC and AER. The Cyclone V hard IP also provides multifunction support to enable multiple endpoints to appear as a single endpoint to the root port.

Additional Information and Resources

The following resources are available for you to easily adopt PCIe into your design:

Please contact an Altera® sales representative to get a complete list of platforms tested for PCI-SIG® compliance.

Resource Utilization and Performance

Estimated resource utilization and performance figures for this core are provided in the Cyclone V Hard IP For PCI Express User Guide (PDF)


Features :
  • Feature rich
    • Hard intellectual property (IP) compliant with PCI Express® (PCIe®) base specification 2.1, with Gen1 x1, x4, and Gen2 x1 lane support for endpoint and root port applications
    • Hard IP providing low-power PCIe solution
    • Optional end-to-end cyclic redundancy check (ECRC) and advanced error reporting (AER) for high-reliability applications
    • Huge on-chip resource savings and guaranteed timing closure using PCIe hard IP
  • Ease of use
    • No license required for using the hard IP
    • Easy configuration using simple GUI
    • Avalon® Streaming (Avalon-ST) and Avalon Memory-Mapped (Avalon-MM) interfaces to your application logic
    • Multiple design examples to jump start your designs
  • Robust solution
    • Industry-compliant IP

Categories :
Portability :
 FPGA Technologis 
Altera :
CYCLONE V GT
CYCLONE V GX

Type : Hard
DownStream: Solutions for Post Processing PCB Designs
S2C: FPGA Base prototyping- Download white paper
TrueCircuits: UltraPLL



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy