Login

 Synopsys 
Part Number : dwc_usb_2_0_hs_otg_subsystem-ahb
Short Desc. : USB 2.0 Hi-Speed OTG Controller Subsystem w/AHB Interface Supporting HSIC (config. as Device only or Full Speed only)
Overview :

The DesignWare® Hi-Speed USB On-The-Go (HS OTG) Controller provides designers with high-quality USB IP for the most demanding USB 2.0 peripherals. Based on Synopsys' success in building and deploying Hi-Speed USB 2.0 Host, Device and PHY designs in over 100 design wins, the DesignWare HS OTG Controller incorporates all Synopsys learning to date in Reuse Methodology, Constrained Random Verification, and USB PHY interoperability to deliver flexible, quality IP in Verilog source. The DesignWare HS OTG Controller performs as a standard Hi-Speed, Dual-Role Device (DRD), operating as either a USB 2.0 Hi-Speed compliant peripheral, or Hi-Speed USB 2.0 host. For example, when HS OTG is implemented in a PDA, the PDA can synchronize with a PC. The PDA can also act as the host printing pictures and documents directly to a USB printer without the aid of a PC. Additional applications include mobile phones, MP3 players, digital cameras, set-top boxes, scanners and fax machines. The DesignWare USB HS OTG Controller delivers a flexible, low gate count USB controller capable of OTG, host and device functions.


Features : - Standard Hi-Speed Dual-Role Device operates as either peripheral or host
- Configuration options to maximize performance and minimize CPU interrupts
- Flexible parameters enable easy integration into low and high-latency systems
- Transfer- or transaction-based processing of USB data based on system requirements
- Configurable data buffering options to fine-tune performance/ area trade-offs
- Buffer and descriptor pre-fetching maximizes host throughput
- Firmware-selectable endpoint configurations enable post-silicon application changes and the flexibility of one-chip design for multiple applications
- Quality IP is tested through extensive Constrained Random Verification
- AMBA & trade; High-Performance Bus (AHB) interface enables rapid integration into ARM-based designs
- UTMI+ Level 3 enables rapid integration with compatible PHYs
Categories :
Maturity : Silicon Proven
Portability :
Type : Soft
CST Webinar Series



Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy