Emerging Memory Technologies Inc 
Part Number : em-BIST
Overview :
em-BIST is a new Built In Self Test and Repair tool optimized for the nanometer generation. It is built around at speed test of complex memory structures. Given the high number of memories embedded in a modern System on a Chip design, em-BIST support resource sharing at multiple levels, from memory controllers to fuse banks.
Features : - Full support for At-speed test
- IEEE P1500 interface
- Controlled through JTAG or dedicated pins
- Integrated scan support
- Flexible repair schemes
- Row only, Column only, Row and Column, Row and Block
- Single Fuse bank can be shared by multiple BIST controllers
- User definable patterns implemented in hardware or downloaded at run-time
- Comprehensive library of test patterns providing coverage for SRAM and DRAM
- faults
- inter-port coupling faults for multiport memories
- DRAM Refresh test
- stuck open address decoder test
- unique bit write/mask test
- Data slicing for wide memories
- Concurrent execution of patterns for memories of different types and sizes
- Diagnostic support for full bit-mapping
- Tests for ECC logic including
- At-speed test
- 100% stuck-at and transition fault coverage of ECC logic
- ECC bypass mode
- Supports address and data scrambling
- Supports pipeline insertion to improve timing closure at the Place and Route
- stage while ensuring At-speed test
Categories :
Portability :
Type : Soft
S2C: FPGA Base prototyping- Download white paper

Internet Business Systems © 2016 Internet Business Systems, Inc.
595 Millich Dr., Suite 216, Campbell, CA 95008
+1 (408)-337-6870 — Contact Us, or visit our other sites:
AECCafe - Architectural Design and Engineering TechJobsCafe - Technical Jobs and Resumes GISCafe - Geographical Information Services  MCADCafe - Mechanical Design and Engineering ShareCG - Share Computer Graphic (CG) Animation, 3D Art and 3D Models
  Privacy Policy