Peggy Aycinena EDA Weekly The Best of Times, The Worst of Time: Part 2 Since Part 1 of this article was published on October 13th, events have begun to overwhelm. The dramatic speed with which the …

Mark Gilbert Careers Corner Remember that kids' nursery rhyme LAYOFFS, FREEZES, GENERAL DOWNTURN… O MY?

Dr. Russ Henke & Dr. Jack Horgan EDA & IP Commentary Commentary: Electronics IP Industry - A November 2008 Update

Architectural Peformance Software Architect for Sun Microsystems at Santa Clara, CA

SOC Northbridge Architect for Sun Microsystems at Santa Clara, CA

Software Technical Lead for Sun Microsystems at Santa Clara, CA

Senior R&D Engineer for Real Intent, Inc. at Sunnyvale, CA

Technical Collateral Specialist for Springsoft, Inc at San Jose, CA

Sr FPGA Design Engineer for EDA Careers at San Jose, CA

Design of Analog CMOS Integrated Circuits, by Behzad Razavi.

Linear Systems and Signals (The Oxford Series in Electrical and Computer Engineering), by B. P. Lathi.

DASIP 2008 at Université Libre de Bruxelles Belgium - Nov 24 - 26, 2008

SPS/IPC/DRIVES 2008 at Karl-Schönleben-Strasse Nuremberg Germany - Nov 25 - 27, 2008

ADC Architectures III: Sigma-Delta ADC Basics

MT-005: Noise Power Ratio (NPR) – A 65-Year Old Telephone System Specification Finds New Life in Modern Wireless Applications

Taking the Mystery out of the Infamous Formula, "SNR=6.02N + 1.76dB," and Why You Should Care