Solido Integrates New Transistor-Level Statistical Design and Verification Technology with Cadence Virtuoso Analog Design Environment and Cadence Spectre Circuit Simulator
[ Back ]   [ More News ]   [ Home ]
Solido Integrates New Transistor-Level Statistical Design and Verification Technology with Cadence Virtuoso Analog Design Environment and Cadence Spectre Circuit Simulator

SASKATOON, Canada—(BUSINESS WIRE)—July 18, 2007— Solido Design Automation today announced the integration of its new transistor-level statistical design and verification technology with Cadence(R) Design System, Inc.'s Virtuoso(R) Analog Design Environment and Virtuoso Spectre(R) Circuit Simulator. Customers who design analog/mixed-signal, custom digital, and memory integrated circuits (ICs) will benefit from the integration of Solido technology by improving IC yield and eliminating the need to over-design circuits. In addition, designer productivity is expected to soar due to the tightly integrated and complementary products.

"Our new technology offers capabilities that are fundamental for today's nanometer manufacturing processes," said Solido cofounder and CEO, Amit Gupta. "It addresses the toughest problems -- global and local statistical variations -- that occur in semiconductor devices designed for manufacturing processes at or below 180 nanometers. The Solido integration is enabled by the Cadence Connections(R) program for open collaboration, bringing emerging third-party solutions to the customer's design environment. Through Solido's participation in the program, analog and custom IC designers using the Virtuoso Analog Design Environment will have new features to explore and improve their circuits."

The new Solido patent-pending technology incorporates statistical sampling, tradeoff analysis, circuit characterization, and circuit enhancement to discover problems and explore opportunities to compensate for those problems. Included in the Solido solution are new statistical data mining and visualization algorithms that enable designers to identify areas of interest, efficiently explore the data, analyze and interpret it, and prepare reports.

Solido is currently working with customer partners and will announce its transistor-level statistical design and verification tool suite in the next few months.

The Cadence Connections program, which has more than 130 member companies, promotes interoperability in all areas of electronic design, bringing value and third-party solutions to our customers' design chain. Connections Program has the industry's largest collection of third-party solutions working together with Cadence to make our mutual customers more successful.

About Solido Design Automation

Solido Design Automation Inc. provides transistor-level statistical design and verification software solutions for analog/mixed-signal, custom digital, and memory integrated circuits. Founded by serial analog entrepreneurs, the privately held company is headquartered in Saskatoon, Canada with sales offices in U.S.A., Japan and Europe. For further information, visit www.solidodesign.com or call 306-382-4100.

Cadence, Virtuoso and Spectre are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries.

Contact:

PR for Solido Design Automation
Cayenne Communication LLC
Michelle Clancy, 252-940-0981
Email Contact