Warning: Undefined array key "site_path_suffix" in /www/www_com/includes/nbc/article_rewrite_url.inc.php on line 27
Learn Rapid Embedded Product Development With Actel's ARM-Based SmartFusion and Micrium uC/OS-III

Warning: Undefined array key "site_path_suffix" in /www/www_com/includes/nbc/article_rewrite_url.inc.php on line 27
Learn to Design With Actel's SmartFusion Intelligent Mixed Signal FPGAs

Warning: Undefined array key "site_path_suffix" in /www/www_com/includes/nbc/article_rewrite_url.inc.php on line 27
Actel Releases New Development Kit Targeted at System Designers in Need of ARINC 429 Development Platform

Warning: Undefined array key "site_path_suffix" in /www/www_com/includes/nbc/article_rewrite_url.inc.php on line 27
Actel's New Core1553 Development Kit Gives Access To MIL-STD-1553B Bus Evaluation System Based On Fusion Mixed Signal FPGAs

Warning: Undefined array key "site_path_suffix" in /www/www_com/includes/nbc/article_rewrite_url.inc.php on line 27
Actel Continues to Ease Embedded Design With Extensive Library of IP

Warning: Undefined array key "site_path_suffix" in /www/www_com/includes/nbc/article_rewrite_url.inc.php on line 27
Get Smart at Actel's SmartFusion Webinars

Juliano Mologni, Lead Product Manager ANSYS

Barry Paterson, CEO Agile Analog

Kiran Vittal, Senior Director Synopsys

EDACafe Editorial by Roberto Frazzoli TSMC to get CHIPS Act funding; Google’s Arm-based CPU; evolutionary algorithms in AI; Huawei’s growing importance

EDACafe Editorial by Sanjay Gangal Navigating the Future: CadenceLive Reveals a Transformative Vision in Semiconductor and System Design

Bridging the Frontier by Bob Smith, Executive Director Great Lineup of Speakers Highlights CEO Executive Outlook May 9 at Keysight

EDACafe Editorial by Sanjay Gangal Homegrown AI Tools at Intel Shorten Design Cycles from Weeks to Hours

Industry Predictions by Sanjay Gangal Intel Sets New Paradigms in Enterprise AI with Launch of Gaudi 3 at Intel Vision 2024

Electrical Engineer - ASIC/FPGA for General Dynamics Mission Systems at Florham Park, New Jersey

RF Design Engineer for Blockwork IT at San Francisco, California

FPGA Design Verification Engineer for General Dynamics Mission Systems at Dedham, Massachusetts

ASIC Verification Engineer, GPU - New College Grad 2024 for Nvidia at Santa Clara, California

Design Verification Engineer for Blockwork IT at Milpitas, California

Senior SOC Design Engineer for Nvidia at Santa Clara, California

North America Technology Symposium at Santa Clara Convention Center 5001 Great America Parkway, Santa Clara, CA - Apr 24, 2024

IP-SOC Silicon Valley 24 at Hyatt Regency Santa Clara 5101 Great America Parkway, Santa Clara CA - Apr 25, 2024

MEMS & Sensors Technical Congress - MSTC 2024 at University of California, Los Angeles 405 Hilgard Avenue, Covel Commons in Sunset Village, Housing at Luskin Center Los Angeles CA - May 1 - 2, 2024

ChipEx2024 at Tel-Aviv Expo Center & Hilton Hotel Tel-aviv Israel - May 7 - 8, 2024